CoE/ECE 0142 Computer Organization

Pipelining

Instructor: Jun Yang

Slides are adapted from Zilles
A relevant question

- Assuming you’ve got:
  - One washer (takes 30 minutes)
  - One drier (takes 40 minutes)
  - One “folder” (takes 20 minutes)

- It takes 90 minutes to wash, dry, and fold 1 load of laundry.
  - How long does 4 loads take?
If each load is done sequentially it takes 6 hours
Laundry Pipelining

- Start each load as soon as possible
  - Overlap loads

- Pipelined laundry takes 3.5 hours

<table>
<thead>
<tr>
<th>Time</th>
<th>6 PM</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
<th>Midnight</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>30</td>
<td></td>
<td>40</td>
<td></td>
<td>40</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>40</td>
<td></td>
<td>40</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>40</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>20</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

©1998 Morgan Kaufmann Publishers
Pipelining Lessons

- Multiple tasks operating simultaneously using different resources
- Pipeline rate limited by slowest pipeline stage
- Unbalanced lengths of pipe stages reduces speedup
- Potential speedup = Number pipe stages
- Pipelining doesn’t help latency of single load, it helps throughput of entire workload
- Time to “fill” pipeline and time to “drain” it reduces speedup
Pipelining

- Pipelining is a general-purpose efficiency technique
  - It is not specific to processors

- Pipelining is used in:
  - Assembly lines
  - Fast food restaurants

- Pipelining gives the best of both worlds and is used in just about every modern processor.
Instruction execution review

- Executing a MIPS instruction can take up to five steps.

<table>
<thead>
<tr>
<th>Step</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Instruction Fetch</td>
<td>IF</td>
<td>Read an instruction from memory.</td>
</tr>
<tr>
<td>Instruction Decode</td>
<td>ID</td>
<td>Read source registers and generate control signals.</td>
</tr>
<tr>
<td>Execute</td>
<td>EX</td>
<td>Compute an R-type result or a branch outcome.</td>
</tr>
<tr>
<td>Memory</td>
<td>MEM</td>
<td>Read or write the data memory.</td>
</tr>
<tr>
<td>Writeback</td>
<td>WB</td>
<td>Store a result in the destination register.</td>
</tr>
</tbody>
</table>

- However, as we saw, not all instructions need all five steps.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Steps required</th>
</tr>
</thead>
<tbody>
<tr>
<td>beq</td>
<td>IF ID EX</td>
</tr>
<tr>
<td>R-type</td>
<td>IF ID EX WB</td>
</tr>
<tr>
<td>sw</td>
<td>IF ID EX MEM</td>
</tr>
<tr>
<td>lw</td>
<td>IF ID EX MEM WB</td>
</tr>
</tbody>
</table>
How long does it take to execute each instruction?
Review: Instruction Fetch (IF)

- Let’s quickly review how lw is executed in the single-cycle datapath.
- We’ll ignore PC incrementing and branching for now.
- In the Instruction Fetch (IF) step, we read the instruction memory.
Instruction Decode (ID)

- The Instruction Decode (ID) step reads the source register from the register file.
The third step, Execute (EX), computes the effective memory address from the source register and the instruction’s constant field.
The Memory (MEM) step involves reading the data memory, from the address computed by the ALU.
Finally, in the Writeback (WB) step, the memory value is stored into the destination register.
A bunch of lazy functional units

- Notice that each execution step uses a different functional unit.

- In other words, the main units are idle for most of the 8ns cycle!
  - The instruction RAM is used for just 2ns at the start of the cycle.
  - Registers are read once in ID (1ns), and written once in WB (1ns).
  - The ALU is used for 2ns near the middle of the cycle.
  - Reading the data memory only takes 2ns as well.

- That’s a lot of hardware sitting around doing nothing.
Putting those slackers to work

- We shouldn’t have to wait for the entire instruction to complete before we can re-use the functional units.
- For example, the instruction memory is free in the Instruction Decode step as shown below, so...

![Diagram of Instruction Decode (ID) phase]

- **Read Instruction address [31-0]**
- **Instruction memory**
- **Read register 1**
- **Read data 1**
- **Read register 2**
- **Read data 2**
- **Write register**
- **Write data**
- **RegDst**
- **I [15 - 0]**
- **RegWrite**
- **I [15 - 11]**
- **I [20 - 16]**
- **I [25 - 21]**
- **0 Mux 1**
- **RegDst**
- **0 Mux 1**
- **Sign extend**
- **ALUSrc**
- **ALUOp**
- **ALU**
- **Zero Result**
- **MemWrite**
- **MemRead**
- **MemToReg**
- **MemWrite**
- **MemRead**
- **Data memory**
- **Write address**
- **Write data**
- **Write address**
- **Write data**
- **MemToReg**
- **1 Mux 0**
Decoding and fetching together

- Why don’t we go ahead and fetch the next instruction while we’re decoding the first one?

![Diagram of instruction memory, registers, and ALU with connections labeled for decoding and fetching instructions.](image-url)
Executing, decoding and fetching

- Similarly, once the first instruction enters its Execute stage, we can go ahead and decode the second instruction.
- But now the instruction memory is free again, so we can fetch the third instruction!
We’ll make our pipeline 5 stages long, to handle load instructions
- Stages are: IF, ID, EX, MEM, and WB

We want to support executing 5 instructions simultaneously: one in each stage.
Break datapath into 5 stages

- Each stage has its own functional units.
- Each stage can execute in 2ns

```
Read Instruction address [31-0]
Instruction memory

RegDst I [15 - 0]

I [25 - 21]

I [20 - 16]

I [15 - 11]

0 Mux 1

0 Mux 1

Sign extend

RegWrite

ALUSrc

ALUOp

Zero Result

RegWrite

MemWrite

MemToReg

Read data 1

Read data 2

Read register 1

Read register 2

Write register

Write data

Read register

Write register

Write data

MemRead

Data memory

Read data

Write data

Write address

Read address

2ns

2(1)ns

2ns

2ns
```
Pipelining Loads

A pipeline diagram shows the execution of a series of instructions.
- The instruction sequence is shown vertically, from top to bottom.
- Clock cycles are shown horizontally, from left to right.
- Each instruction is divided into its component stages. (We show five stages for every instruction, which will make the control unit easier.)

This clearly indicates the overlapping of instructions. For example, there are three instructions active in the third cycle above.
- The “lw $t0” instruction is in its Execute stage.
- Simultaneously, the “lw $t1” is in its Instruction Decode stage.
- Also, the “lw $t2” instruction is just being fetched.
Pipelining terminology

The pipeline depth is the number of stages—in this case, five.

In the first four cycles here, the pipeline is filling, since there are unused functional units.

In cycle 5, the pipeline is full. Five instructions are being executed simultaneously, so all hardware units are in use.

In cycles 6-9, the pipeline is emptying.
Pipelining Performance

- Execution time on ideal pipeline:
  - time to fill the pipeline + one cycle per instruction
  - How long for N instructions?

- Compared to single-cycle design, how much faster is pipelining for N=1000?
## Pipeline Datapath: Resource Requirements

<table>
<thead>
<tr>
<th></th>
<th>IF</th>
<th>ID</th>
<th>EX</th>
<th>MEM</th>
<th>WB</th>
</tr>
</thead>
<tbody>
<tr>
<td>lw $t0, 4($sp)</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
</tr>
<tr>
<td>lw $t1, 8($sp)</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
</tr>
<tr>
<td>lw $t2, 12($sp)</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
</tr>
<tr>
<td>lw $t3, 16($sp)</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
</tr>
<tr>
<td>lw $t4, 20($sp)</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
</tr>
</tbody>
</table>

- We need to perform several operations in the same cycle.
  - Increment the PC and add registers at the same time.
  - Fetch one instruction while another one reads or writes data.

- What does that mean for our hardware?
Pipelining other instruction types

- R-type instructions only require 4 stages: IF, ID, EX, and WB
  - We don’t need the MEM stage

What happens if we try to pipeline loads with R-type instructions?

<table>
<thead>
<tr>
<th>Clock cycle</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
</tr>
</thead>
<tbody>
<tr>
<td>add $sp, $sp, -4</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>sub $v0, $a0, $a1</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>lw $t0, 4($sp)</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>or $s0, $s1, $s2</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>lw $t1, 8($sp)</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- Load uses Register File’s Write Port during its 5th (cycle 7) stage
- R-type uses Register File’s Write Port during its 4th (cycle 7) stage
A solution: Insert NOP stages

- Enforce uniformity
  - Make all instructions take 5 cycles.
  - Make them have the same stages, in the same order
    - Some stages will do nothing for some instructions

<table>
<thead>
<tr>
<th>R-type</th>
<th>IF</th>
<th>ID</th>
<th>EX</th>
<th>NOP</th>
<th>WB</th>
</tr>
</thead>
<tbody>
<tr>
<td>add $sp, $sp, -4</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>NOP</td>
<td>WB</td>
</tr>
<tr>
<td>sub $v0, $a0, $a1</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>NOP</td>
<td>WB</td>
</tr>
<tr>
<td>lw $t0, 4($sp)</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
</tr>
<tr>
<td>or $s0, $s1, $s2</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>NOP</td>
<td>WB</td>
</tr>
<tr>
<td>lw $t1, 8($sp)</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
</tr>
</tbody>
</table>

- Stores and Branches have NOP stages, too…

<table>
<thead>
<tr>
<th>store</th>
<th>IF</th>
<th>ID</th>
<th>EX</th>
<th>MEM</th>
<th>NOP</th>
</tr>
</thead>
<tbody>
<tr>
<td>branch</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>NOP</td>
<td>NOP</td>
</tr>
</tbody>
</table>
What we have so far

- Pipelining attempts to maximize instruction throughput by overlapping the execution of multiple instructions.
- Pipelining offers amazing speedup.
  - In the best case, one instruction finishes on every cycle, and the speedup is equal to the pipeline depth.
- The pipeline datapath is much like the single-cycle one, but with added pipeline registers
  - Each stage needs its own functional units
- Next we’ll see the datapath and control, and walk through an example execution.
We’ll see a basic implementation of a pipelined processor.

- The datapath and control unit share similarities with the single-cycle implementations that we already saw.
- An example execution highlights important pipelining concepts.

In future lectures, we’ll discuss several complications of pipelining that we’re hiding from you for now.
Pipelining Concepts

- A pipelined processor allows multiple instructions to execute at once, and each instruction uses a different functional unit in the datapath.

- This increases throughput, so programs can run faster.
  - One instruction can finish executing on every clock cycle, and simpler stages also lead to shorter cycle times.

<table>
<thead>
<tr>
<th>Clock cycle</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
</tr>
</thead>
<tbody>
<tr>
<td>lw $t0, 4($sp)</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>sub $v0, $a0, $a1</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>and $t1, $t2, $t3</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>or $s0, $s1, $s2</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>add $t5, $t6, $0</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Pipelined Datapath

- The whole point of pipelining is to allow multiple instructions to execute at the same time.
- We may need to perform several operations in the same cycle.
  - Increment the PC and add registers at the same time.
  - Fetch one instruction while another one reads or writes data.

Thus, like the single-cycle datapath, a pipelined processor will need to duplicate hardware elements that are needed several times in the same clock cycle.
One register file is enough

- We need only one register file to support both the ID and WB stages.

- Reads and writes go to separate ports on the register file.
- We already took advantage of this property in our single-cycle CPU.
Single-cycle datapath, slightly rearranged

- **Instruction memory**
  - Read Instruction address [31-0]
  - Instruction memory
  - Read Instruction memory
  - Instruction memory

- **alu**
  - ALUOp
  - ALUSrc
  - Zero
  - Result
  - ALU

- **Registers**
  - Read register 1
  - Read data 1
  - Write register
  - Write data
  - Registers
  - Registers

- **Shift left 2**
  - Shift left 2

- **Add**
  - Add

- **Sign extend**
  - Sign extend

- **RegWrite**
  - RegWrite

- **regdst**
  - RegDst

- **memread**
  - MemRead

- **memwrite**
  - MemWrite

- **memtoreg**
  - MemToReg

- **Instruction [15 - 0]**
  - Instr [15 - 0]

- **Instruction [20 - 16]**
  - Instr [20 - 16]

- **Instruction [15 - 11]**
  - Instr [15 - 11]
Multiple cycles

- In pipelining, we also divide instruction execution into multiple cycles.

- Information computed during one cycle may be needed in a later cycle.
  - The instruction read in the IF stage determines which registers are fetched in the ID stage, what constant is used for the EX stage, and what the destination register is for WB.
  - The registers read in ID are used in the EX and/or MEM stages.
  - The ALU output produced in the EX stage is an effective address for the MEM stage or a result for the WB stage.

- We need to add several intermediate registers to datapath to preserve information between stages.
Pipeline registers

- There’s a lot of information to save, however. We’ll simplify our diagrams by drawing just one big pipeline register between each stage.
- The registers are named for the stages they connect.

  IF/ID  ID/EX  EX/MEM  MEM/WB

- No register is needed after the WB stage, because after WB the instruction is done.
Pipelined datapath

Instruction memory

Read Instruction address [31-0]

IF/ID

Add

ID/EX

RegWrite

Shift left 2

ALU

Zero

Result

ALUSrc

RegDst

MEM/WB

Data memory

MemWrite

Write data

MemRead

Data

Addr

Write data

MemToReg

1

0

Instruction memory

Registers

Read register 1

Read data 1

Read register 2

Read data 2

Write register

Write data

Instr [15 - 0]

Instr [20 - 16]

Instr [15 - 11]

Sign extend

Add

2

1

0

RegWrite

Instr [15 - 0]

Instr [20 - 16]

Instr [15 - 11]
Any data values required in later stages must be propagated through the pipeline registers.

The most extreme example is the destination register.

- The rd field of the instruction word, retrieved in the first stage (IF), determines the destination register. But that register isn’t updated until the fifth stage (WB).
- Thus, the rd field must be passed through all of the pipeline stages, as shown in red on the next slide.
The destination register

Instruction memory

Read Instruction address [31-0]

IF/ID

ID/EX

EX/MEM

MEM/WB

Add

PC

P

C

0

1

PCSrc

4

Sign extend

Instr [15 - 0]

Instr [20 - 16]

Instr [15 - 11]

Shift left 2

ALU

Zero

Result

MemWrite

Data memory

Address

Write data

Read data

MemRead

MemToReg

0

1

0

1

RegDst

Instr [15 - 11]

RegWrite

Read register 1

Read data 1

Read register 2

Read data 2

Write register

Write data

Shift

Add

ALUSrc

ALUOp

ALUSrc

Add

0

1

Zero

Result

MemWrite

Data memory

Address

Write data

Read data

MemRead

MemToReg

0

1

RegDst
What about control signals?

- The control signals are generated in the same way as in the single-cycle processor—after an instruction is fetched, the processor decodes it and produces the appropriate control values.

- But just like before, some of the control signals will not be needed until some later stage and clock cycle.

- These signals must be propagated through the pipeline until they reach the appropriate stage. We can just pass them in the pipeline registers, along with the other data.

- Control signals can be categorized by the pipeline stage that uses them.

<table>
<thead>
<tr>
<th>Stage</th>
<th>Control signals needed</th>
</tr>
</thead>
<tbody>
<tr>
<td>EX</td>
<td>ALUSrc</td>
</tr>
<tr>
<td>MEM</td>
<td>MemRead</td>
</tr>
<tr>
<td>WB</td>
<td>RegWrite</td>
</tr>
</tbody>
</table>
Pipelined datapath and control
Notes about the diagram

- The control signals are grouped together in the pipeline registers, just to make the diagram a little clearer.
- Not all of the registers have a write enable signal.
  - Because the datapath fetches one instruction per cycle, the PC must also be updated on each clock cycle. Including a write enable for the PC would be redundant.
  - Similarly, the pipeline registers are also written on every cycle, so no explicit write signals are needed.
An example execution sequence

- Here’s a sample sequence of instructions to execute.

<table>
<thead>
<tr>
<th>Address</th>
<th>Instruction</th>
<th>Register(s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1000</td>
<td>lw $8, 4($29)</td>
<td></td>
</tr>
<tr>
<td>1004</td>
<td>sub $2, $4, $5</td>
<td></td>
</tr>
<tr>
<td>1008</td>
<td>and $9, $10, $11</td>
<td></td>
</tr>
<tr>
<td>1012</td>
<td>or $16, $17, $18</td>
<td></td>
</tr>
<tr>
<td>1016</td>
<td>add $13, $14, $0</td>
<td></td>
</tr>
</tbody>
</table>

- We’ll make some assumptions, just so we can show actual data values.
  - Each register contains its number plus 100. For instance, register $8 contains 108, register $29 contains 129, and so forth.
  - Every data memory location contains 99.

- Our pipeline diagrams will follow some conventions.
  - An X indicates values that aren’t important, like the constant field of an R-type instruction.
  - Question marks ??? indicate values we don’t know, usually resulting from instructions coming before and after the ones in our example.
Cycle 1 (filling)

IF: lw $8, 4($29)

ID: ???

EX: ???

MEM: ???

WB: ???
Cycle 2

IF: lw $8, 4($29)
ID: sub $2, $4, $5
EX: ???
MEM: ???
WB: ???
Cycle 3

IF: and $9, $10, $11
ID: sub $2, $4, $5
EX: lw $8, 4($29)
MEM: ???
WB: ???

Instruction memory

Read Instruction address [31-0]
Add 1012
Shift left 2
RegWrite (?)

ALUOp (add)
Zero
Result
ALUSrc (1)

Add

Address
Data memory

Write data
Read data

MemRead (?)
MemWrite (?)

MemToReg (?)

P C

Control

PCSrc

Add

RegDst (0)

Sign extend

Write register
Write data

Read register 1
Read data 1

Read register 2
Read data 2

RegWrite (?)
Cycle 4

IF: or $16, $17, $18
ID: and $9, $10, $11
EX: sub $2, $4, $5
MEM: lw $8, 4($29)
WB: ???
Cycle 5 (full)

IF: add $13, $14, $0
ID: or $16, $17, $18
EX: and $9, $10, $11
MEM: sub $2, $4, $5
WB: lw $8, 4($29)

Read address [31-0]
Instruction memory

PC

1016

Add
1020

Control

ID/EX

RegWrite (1)

Shift left 2

Add

ALU

Zero

Result

ALUOp (and)

Sign extend

RegDst (1)

MemToReg (1)

MemWrite (0)

Data memory

MemRead (0)

Write data

Write register

Read data 2

Read register 2

Read data 1

Read register 1

Address

Write register

Write data

RegWrite (1)
Cycle 6 (emptying)

IF: ???
ID: add $13, $14, $0
EX: or $16, $17, $18
MEM: and $9, $10, $11
WB: sub $2, $4, $5

Read
Instruction
address [31-0]

Instruction
memory

RegWrite (1)

Add
Shift left 2

ALU
Zero
Result

Sign extend

RegDst (1)

ALUSrc (0)

ALUOp (or)

Data
memory

MemWrite (0)

MemRead (0)

MemToReg (0)

PCSrc
Add

IF/ID

Control

ID/EX

EX/MEM

MEM/WB

M

Control

RegWrite (1)

Read
register 1
Read
data 1
Read
register 2
Read
data 2
Write
register
Write
data

Registers

Add

Shift left 2

ALU
Zero
Result

Address

Write
data

Read
data

MemWrite (0)

MemRead (0)

MemToReg (0)

PC

Instruction
memory

Add

4

1020

0

14

0

2

-1

X

X

13

16

16

0

1

9

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153

154

155

156

157

158

159

160

161

162

163

164

165

166

167

168

169

170

171

172

173

174

175

176

177

178

179

180

181

182

183

184

185

186

187

188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250

251

252

253

254

255

©1998 Morgan Kaufmann Publishers
Cycle 8

IF: ???
ID: ???
EX: ???
MEM: add $13, $14, $0
WB: or $16, $17, $18

Read instruction address [31-0]
Instruction memory

Add

RegWrite (1)
Shift left 2
Add
ALU
Zero
Result
ALUOp (???)

Data memory

Sign extend

Sign extend

RegDST (???)

RegDST (???)

Address

Write data
Read data

RegWrite (1)
Shift left 2
Add
ALU
Zero
Result
ALUOp (???)

114
0
X

1
X

119
0
119
16

©1998 Morgan Kaufmann Publishers
Cycle 9

IF: ???
ID: ???
EX: ???
MEM: ???
WB: add $13, $14, $0

Read address [31-0]
Instruction memory

Add

PCSrc

Shift left 2
RegWrite (1)

Read register 1
Read data 1

Read register 2
Read data 2

Write register
Write data

Registers

Sign extend

ALUSrc (?)
ALUOp (???)

Add

Add

ALU Zero Result

MemWrite (?)

Address

Data memory

MemRead (?)

MemToReg (0)

1
13
114

PC

10
4

1
0

???
That’s a lot of diagrams there

Compare the last nine slides with the pipeline diagram above.

- You can see how instruction executions are overlapped.
- Each functional unit is used by a *different* instruction in each cycle.
- The pipeline registers save control and data values generated in previous clock cycles for later use.
- When the pipeline is full in clock cycle 5, all of the hardware units are utilized. This is the ideal situation, and what makes pipelined processors so fast.
Assuming the following functional unit latencies:

- What is the cycle time of a single-cycle implementation?
  - What is its throughput?

- What is the cycle time of an ideal pipelined implementation?
  - What is its steady-state throughput?

- How much faster is pipelining?
In our pipeline, we can execute up to five instructions simultaneously.

- This implies that the maximum speedup is 5 times.
- In general, the ideal speedup equals the pipeline depth.

Why was our speedup on the previous slide “only” 4 times?

- The pipeline stages are imbalanced: a register file and ALU operations can be done in 2ns, but we must stretch that out to 3ns to keep the ID, EX, and WB stages synchronized with IF and MEM.
- Balancing the stages is one of the many hard parts in designing a pipelined processor.
The pipelining paradox

- Pipelining does not improve the execution time of any single instruction. Each instruction here actually takes longer to execute than in a single-cycle datapath (15ns vs. 12ns)!
- Instead, pipelining increases the throughput, or the amount of work done per unit time. Here, several instructions are executed together in each clock cycle.
- The result is improved execution time for a sequence of instructions, such as an entire program.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Clock Cycle</th>
</tr>
</thead>
<tbody>
<tr>
<td>lw $t0, 4($sp)</td>
<td>IF</td>
</tr>
<tr>
<td>sub $v0, $a0, $a1</td>
<td>IF</td>
</tr>
<tr>
<td>and $t1, $t2, $t3</td>
<td>IF</td>
</tr>
<tr>
<td>or $s0, $s1, $s2</td>
<td>IF</td>
</tr>
<tr>
<td>add $sp, $sp, -4</td>
<td>IF</td>
</tr>
</tbody>
</table>
Instruction set architectures and pipelining

- The MIPS instruction set was designed especially for easy pipelining.
  - All instructions are 32-bits long, so the instruction fetch stage just needs to read one word on every clock cycle.
  - Fields are in the same position in different instruction formats—the opcode is always the first six bits, rs is the next five bits, etc. This makes things easy for the ID stage.
  - MIPS is a register-to-register architecture, so arithmetic operations cannot contain memory references. This keeps the pipeline shorter and simpler.

- Pipelining is harder for older, more complex instruction sets.
  - If different instructions had different lengths or formats, the fetch and decode stages would need extra time to determine the actual length of each instruction and the position of the fields.
  - With memory-to-memory instructions, additional pipeline stages may be needed to compute effective addresses and read memory before the EX stage.
Summary so far

- The pipelined datapath uses multiple memories and ALUs.
  - Instruction execution is split into several stages.
- Pipeline registers propagate data and control values to later stages.
- The MIPS instruction set architecture supports pipelining with uniform instruction formats and simple addressing modes.
So far, our examples are too simple

- The instructions in this example are independent.
  - Each instruction reads and writes completely different registers.
  - Our datapath handles this sequence easily, as we saw last time.

- But most sequences of instructions are not independent!
An example with dependencies

sub     $2,  $1,  $3
and     $12, $2,  $5
or      $13, $6,  $2
add     $14, $2,  $2
sw      $15, 100($2)
### Data hazards in the pipeline diagram

<table>
<thead>
<tr>
<th>Instruction</th>
<th>IF</th>
<th>ID</th>
<th>EX</th>
<th>MEM</th>
<th>WB</th>
</tr>
</thead>
<tbody>
<tr>
<td>sub $2, $1, $3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>and $12, $2, $5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>or $13, $6, $2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>add $14, $2, $2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>sw $15, 100($2)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The SUB instruction does not write to register $2 until clock cycle 5. This causes two data hazards in our current pipelined datapath.

- The AND reads register $2 in cycle 3. Since SUB hasn’t modified the register yet, this will be the old value of $2, not the new one.
- Similarly, the OR instruction uses register $2 in cycle 4, again before it’s actually updated by SUB.
## Things that are okay

<table>
<thead>
<tr>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>sub</strong> $2$, $1$, $3$</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>and</strong> $12$, $2$, $5$</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>or</strong> $13$, $6$, $2$</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>add</strong> $14$, $2$, $2$</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>sw</strong> $15$, 100($2)</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- The **ADD** instruction is okay, because of the register file design.
  - Registers are written at the beginning of a clock cycle.
  - The new value will be available by the end of that cycle.
- The **SW** is no problem at all, since it reads $2$ after the **SUB** finishes.
Dependency arrows

Arrows indicate the flow of data between instructions.
- The tails of the arrows show when register $2 is written.
- The heads of the arrows show when $2 is read.

Any arrow that points backwards in time represents a data hazard in our basic pipelined datapath. Here, hazards exist between instructions 1 & 2 and 1 & 3.
A fancier pipeline diagram

sub  $2, $1, $3

and  $12, $2, $5

or   $13, $6, $2

add  $14, $2, $2

sw   $15, 100($2)
A more detailed look at the pipeline

- We have to eliminate the hazards, so the AND and OR instructions in our example will use the correct value for register $2.$
- Let’s look at when the data is actually produced and consumed.
  - The SUB instruction produces its result in its EX stage, during cycle 3 in the diagram below.
  - The AND and OR need the new value of $2$ in their EX stages, during clock cycles 4-5 here.

<table>
<thead>
<tr>
<th>Clock cycle</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>sub $2, $1, $3</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>and $12, $2, $5</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>or $13, $6, $2</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Bypassing the register file

- The actual result $1 - $3 is computed in clock cycle 3, before it’s needed in cycles 4 and 5.
- If we could somehow bypass the writeback and register read stages when needed, then we can eliminate these data hazards.
  - Today we’ll focus on hazards involving arithmetic instructions.
  - Next time, we’ll examine the lw instruction.
- Essentially, we need to pass the ALU output from SUB directly to the AND and OR instructions, without going through the register file.

Clock cycle

<table>
<thead>
<tr>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>sub $2, $1, $3</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
</tr>
<tr>
<td>and $12, $2, $5</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
</tr>
<tr>
<td>or $13, $6, $2</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
</tr>
</tbody>
</table>
Where to find the ALU result

- The ALU result generated in the EX stage is normally passed through the pipeline registers to the MEM and WB stages, before it is finally written to the register file.
- This is an abridged diagram of our pipelined datapath.
Forwarding

- Since the pipeline registers already contain the ALU result, we could just forward that value to subsequent instructions, to prevent data hazards.
  - In clock cycle 4, the AND instruction can get the value $1 - $3 from the EX/MEM pipeline register used by sub.
  - Then in cycle 5, the OR can get that same result from the MEM/WB pipeline register being used by SUB.
Outline of forwarding hardware

- A forwarding unit selects the correct ALU inputs for the EX stage.
  - If there is no hazard, the ALU’s operands will come from the register file, just like before.
  - If there is a hazard, the operands will come from either the EX/MEM or MEM/WB pipeline registers instead.

- The ALU sources will be selected by two new multiplexers, with control signals named ForwardA and ForwardB.

```
sub $2, $1, $3
and $12, $2, $5
or $13, $6, $2
```
Simplified datapath with forwarding muxes
Detecting EX/MEM data hazards

- So how can the hardware determine if a hazard exists?
- An EX/MEM hazard occurs between the instruction currently in its EX stage and the previous instruction if:
  1. The previous instruction will write to the register file, and
  2. The destination is one of the ALU source registers in the EX stage.
- There is an EX/MEM hazard between the two instructions below.

\[
\begin{align*}
\text{sub} & \quad $2, $1, $3 \\
\text{and} & \quad $12, $2, $5
\end{align*}
\]

- Data in a pipeline register can be referenced using a class-like syntax. For example, \texttt{ID/EX.Rt} refers to the rt field stored in the ID/EX pipeline.
EX/MEM data hazard equations

- The first ALU source comes from the pipeline register when necessary.
  
  \[
  \text{if (EX/MEM.RegWrite = 1} \\
  \text{and EX/MEM.Rd = ID/EX.Rs)} \\
  \text{then ForwardA = 2}
  \]

- The second ALU source is similar.
  
  \[
  \text{if (EX/MEM.RegWrite = 1} \\
  \text{and EX/MEM.Rd = ID/EX.Rt)} \\
  \text{then ForwardB = 2}
  \]

- `sub $2, $1, $3`
- `and $12, $2, $5`
Detecting MEM/WB data hazards

- A MEM/WB hazard may occur between an instruction in the EX stage and the instruction from two cycles ago.
- One new problem is if a register is updated twice in a row.

\[
\begin{align*}
\text{add} & \quad \$1, \quad \$2, \quad \$3 \\
\text{add} & \quad \$1, \quad \$1, \quad \$4 \\
\text{sub} & \quad \$5, \quad \$5, \quad \$1 \\
\end{align*}
\]

- Register $1$ is written by both of the previous instructions, but only the most recent result (from the second ADD) should be forwarded.
MEM/WB hazard equations

- Here is an equation for detecting and handling MEM/WB hazards for the first ALU source.

  if (MEM/WB.RegWrite = 1
      and MEM/WB.Rd = ID/EX.Rs
      and (EX/MEM.Rd ≠ ID/EX.Rs or EX/MEM.RegWrite = 0)
  then ForwardA = 1

- The second ALU operand is handled similarly.

  if (MEM/WB.RegWrite = 1
      and MEM/WB.Rd = ID/EX.Rt
      and (EX/MEM.Rd ≠ ID/EX.Rt or EX/MEM.RegWrite = 0)
  then ForwardB = 1
Simplified datapath with forwarding

- IF/ID
- ID/EX
- EX/MEM
- MEM/WB
- Registers
- Instruction memory
- ALU
- Data memory
- Forwarding Unit
- EX/MEM.RegisterWrite
- MEM/WB.RegisterWrite
- ForwardA
- ForwardB
- PC
- Rt
- Rd
- Rs
- ID/EX.Rt
- ID/EX.Rs
- EX/MEM.Rd
- MEM/WB.Rd
The forwarding unit

- The forwarding unit has several control signals as inputs.

  - ID/EX.Rs
  - ID/EX.Rt
  - EX/MEM.Rd
  - EX/MEM.RegWrite
  - MEM/WB.Rd
  - MEM/WB.RegWrite

- The forwarding unit outputs are selectors for the ForwardA and ForwardB multiplexers attached to the ALU. These outputs are generated from the inputs using the equations on the previous pages.

- Some new buses route data from pipeline registers to the new muxes.
Example

```
sub    $2, $1, $3
and   $12, $2, $5
or    $13, $6, $2
add   $14, $2, $2
sw    $15, 100($2)
```

- Assume again each register initially contains its number plus 100.
  - After the first instruction, $2 should contain $2 (101 - 103).
  - The other instructions should all use -2 as one of their operands.

- We’ll try to keep the example short.
  - Assume no forwarding is needed except for register $2.
  - We’ll skip the first two cycles, since they’re the same as before.
Clock cycle 3

IF: or $13, $6, $2
ID: and $12, $2, $5
EX: sub $2, $1, $3

Instruction memory → IF/ID → ID/EX → EX/MEM → MEM/WB

Registers
5 (Rt)
12 (Rd)
2 (Rs)

Forwarding Unit

PC

Data memory

EX/MEM.RegisterRd
MEM/WB.RegisterRd
Clock cycle 4: forwarding $2 from EX/MEM

IF: add $14, $2, $2
ID: or $13, $6, $2
EX: and $12, $2, $5
MEM: sub $2, $1, $3

PC

Instruction memory

Registers

forwarding $2 from EX/MEM

Forwarding Unit

EX/MEM

Data memory

MEM/WB

©1998 Morgan Kaufmann Publishers
Clock cycle 5: forwarding $2 from MEM/WB

IF: sw $15, 100($2)
ID: add $14, $2, $2
EX: or $13, $6, $2
MEM: and $12, $2, $5
WB: sub $2, $1, $3

Forwarding Unit

Instruction memory

PC

Data memory

EX/MEM/RegisterRd

MEM/WB/RegisterRd
Lots of data hazards

- The first data hazard occurs during cycle 4.
  - The forwarding unit notices that the ALU’s first source register for the AND is also the destination of the SUB instruction.
  - The correct value is forwarded from the EX/MEM register, overriding the incorrect old value still in the register file.

- A second hazard occurs during clock cycle 5.
  - The ALU’s second source (for OR) is the SUB destination again.
  - This time, the value has to be forwarded from the MEM/WB pipeline register instead.

- There are no other hazards involving the SUB instruction.
  - During cycle 5, SUB writes its result back into register $2$.
  - The ADD instruction can read this new value from the register file in the same cycle.
Complete pipelined datapath...so far
What about stores?

- Two “easy” cases:

  - `add $1, $2, $3`
  - `sw $4, 0($1)`

  - `add $1, $2, $3`
  - `sw $1, 0($4)`
Store Bypassing: Version 1

IF/ID

ID/EX

EX/MEM

MEM/WB

PC

Addr Instr

Instruction memory

Read register 1 data 1
Read register 2
Write register data 2
Write data

Extends

EX: sw $4, 0($1)

MEM: add $1, $2, $3

ALU

Zero

Result

Address

Data memory

Write data

Read data

Forwarding Unit

EX/MEM.RegisterRd

MEM/WB.RegisterRd

©1998 Morgan Kaufmann Publishers
Store Bypassing: Version 2

IF/ID
- PC
- Addr
- Instr
- Instruction memory

ID/EX
- Read register 1 data 1
- Read register 2
- Write register data
- Registers
- Instr [15 - 0]
- Extend
- Rt
- Rd
- Rs

EX/MEM
- ALUSrc
- ALU Zero Result
- Forwarding Unit
- EX: sw $1, 0($4)
- MEM: add $1, $2, $3

MEM/WB
- Address
- Data memory
- Write data
- Read data
- EX/MEM.RegisterRd
- MEM/WB.RegisterRd
What about stores?

- A harder case:
  - The load value available?
  - The store value needed?

- In what cycle is:
  - The load value available?
  - The store value needed?

- What do we have to add to the datapath?
Load/Store Bypassing: Extend the Datapath

Sequence:
lw $1, 0($2)
sw $1, 0($4)
Miscellaneous comments

☐ Each MIPS instruction writes to at most one register.
  – This makes the forwarding hardware easier to design, since there is only one destination register that ever needs to be forwarded.

☐ Forwarding is especially important with deep pipelines like the ones in all current PC processors.

☐ Section 4.8 of the textbook has some additional material not shown here.
  – Their hazard detection equations also ensure that the source register is not $0$, which can never be modified.
  – There is a more complex example of forwarding, with several cases covered. Take a look at it!
Summary

- In real code, most instructions are dependent upon other ones.
  - This can lead to data hazards in our original pipelined datapath.
  - Instructions can’t write back to the register file soon enough for the next two instructions to read.

- Forwarding eliminates data hazards involving arithmetic instructions.
  - The forwarding unit detects hazards by comparing the destination registers of previous instructions to the source registers of the current instruction.
  - Hazards are avoided by grabbing results from the pipeline registers before they are written back to the register file.

- Next we’ll finish up pipelining.
  - Forwarding can’t save us in some cases involving lw.
  - We still haven’t talked about branches for the pipelined datapath.
Stalls and flushes

- Last time, we discussed data hazards that can occur in pipelined CPUs if some instructions depend upon others that are still executing.
  - Many hazards can be resolved by forwarding data from the pipeline registers, instead of waiting for the writeback stage.
  - The pipeline continues running at full speed, with one instruction beginning on every clock cycle.

- Now we’ll see some real limitations of pipelining.
  - Forwarding may not work for data hazards from load instructions.
  - Branches affect the instruction fetch for the next clock cycle.

- In both of these cases we may need to slow down, or stall, the pipeline.
Data hazard review

- A data hazard arises if one instruction needs data that isn’t ready yet.
  - Below, the AND and OR both need to read register $2$.
  - But $2$ isn’t updated by SUB until the fifth clock cycle.

- Dependency arrows that point backwards indicate hazards.

```
1 2 3 4 5 6 7

sub $2, $1, $3
and $12, $2, $5
or $13, $6, $2
```
Forwarding to the rescue!

- The desired value ($1 - $3) has actually already been computed—it just hasn’t been written to the registers yet.
- **Forwarding** allows other instructions to read ALU results directly from the pipeline registers, without going through the register file.

```
sub $2, $1, $3
and $12, $2, $5
or $13, $6, $2
```
What about loads?

- Imagine if the first instruction in the example was LW instead of SUB.
  - How does this change the data hazard?

lw $2, 20($3) and $12, $2, $5

Clock cycle

1 2 3 4 5 6
What about loads?

- Imagine if the first instruction in the example was LW instead of SUB.
  - The load data doesn’t come from memory until the *end* of cycle 4.
  - But the AND needs that value at the *beginning* of the same cycle!
- This is a “true” data hazard—the data is not available when we need it.

```
lw $2, 20($3)
and $12, $2, $5
```
The easiest solution is to **stall** the pipeline. We could delay the AND instruction by introducing a one-cycle delay into the pipeline, sometimes called a **bubble**.

Notice that we’re still using forwarding in cycle 5, to get data from the MEM/WB pipeline register to the ALU.
Without forwarding, we’d have to stall for two cycles to wait for the LW instruction’s writeback stage.

In general, you can always stall to avoid hazards—but dependencies are very common in real code, and stalling often can reduce performance by a significant amount.
Stalling delays the entire pipeline

- If we delay the second instruction, we’ll have to delay the third one too.
  - Why? (two reasons)

```
lw  $2, 20($3)
and $12, $2, $5
or  $13, $12, $2
```
Stalling delays the entire pipeline

- If we delay the second instruction, we’ll have to delay the third one too.
  - This is necessary to make forwarding work between AND and OR.
  - It also prevents problems such as two instructions trying to write to the same register in the same cycle.

lw $2, 20($3)
and $12, $2, $5
or $13, $12, $2
Implementing stalls

- One way to implement a stall is to force the two instructions after LW to pause and remain in their ID and IF stages for one extra cycle.

This is easily accomplished.
- Don’t update the PC, so the current IF stage is repeated.
- Don’t update the IF/ID register, so the ID stage is also repeated.

lw $2, 20($3)
and $12, $2, $5
or $13, $12, $2
What about EXE, MEM, WB

- But what about the ALU during cycle 4, the data memory in cycle 5, and the register file write in cycle 6?

- Those units aren’t used in those cycles because of the stall, so we can set the EX, MEM and WB control signals to all 0s.

```
lw  $2, 20($3)
and $12, $2, $5
or  $13, $12, $2
```
The effect of a load stall is to insert an empty or \textit{nop} ("no operation") instruction into the pipeline.
Detecting stalls

- Detecting stall is much like detecting data hazards.
- Recall the format of hazard detection equations:

\[
\text{if (EX/MEM.RegWrite = 1 and EX/MEM.RegisterRd = ID/EX.RegisterRs) then Bypass Rs from EX/MEM stage latch}
\]

```
sub $2, $1, $3
and $12, $2, $5
```
Detecting Stalls, cont.

- When should **stalls** be detected?

```plaintext
lw  $2, 20($3) and $12, $2, $5
```

- What is the stall condition?

```plaintext
if ( )
then stall
```
Detecting stalls

- We can detect a load hazard between the current instruction in its ID stage and the previous instruction in the EX stage just like we detected data hazards.
- A hazard occurs if the previous instruction was LW...
  
  \[
  \text{ID/EX.MemRead} = 1
  \]
  
  ...and the LW destination is one of the current source registers.
  
  \[
  \begin{align*}
  \text{ID/EX.RegisterRt} &= \text{IF/ID.RegisterRs} \\
  &\quad \text{or} \\
  \text{ID/EX.RegisterRt} &= \text{IF/ID.RegisterRt}
  \end{align*}
  \]

- The complete test for stalling is the conjunction of these two conditions.
  
  \[
  \begin{align*}
  \text{if } & (\text{ID/EX.MemRead} = 1 \text{ and } \\
  & (\text{ID/EX.RegisterRt} = \text{IF/ID.RegisterRs} \text{ or } \\
  & \quad \text{ID/EX.RegisterRt} = \text{IF/ID.RegisterRt})) \\
  \text{then stall}
  \end{align*}
  \]
Adding hazard detection to the CPU
Adding hazard detection to the CPU
The hazard detection unit’s inputs are as follows.

- IF/ID.RegisterRs and IF/ID.RegisterRt, the source registers for the current instruction.
- ID/EX.MemRead and ID/EX.RegisterRt, to determine if the previous instruction is LW and, if so, which register it will write to.

By inspecting these values, the detection unit generates three outputs.

- Two new control signals PCWrite and IF/ID Write, which determine whether the pipeline stalls or continues.
- A mux select for a new multiplexer, which forces control signals for the current EX and future MEM/WB stages to 0 in case of a stall.
Generalizing Forwarding/Stalling

- What if data memory access was so slow, we wanted to pipeline it over 2 cycles?

- How many bypass inputs would the muxes in EXE have?

- Which instructions in the following require stalling and/or bypassing?

<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>lw</td>
<td>r13, 0(r11)</td>
<td></td>
</tr>
<tr>
<td>add</td>
<td>r7, r8, r13</td>
<td></td>
</tr>
<tr>
<td>add</td>
<td>r15, r7, r13</td>
<td></td>
</tr>
</tbody>
</table>
Branches in the original pipelined datapath

- **Instruction memory**
  - Read Instruction address [31-0]
  - Instruction memory

- **Registers**
  - Read register 1
  - Read register 2
  - Write register
  - Write data

- **Instruction**
  - Instr [15-0]
  - Instr [20-16]
  - Instr [15-11]

- **Sign extend**
  - Instr [15-0]

- **Control**
  - Shift left 2
  - ALU Zero
  - ALUOp

- **Add**
  - 0
  - 1

- **MemToReg**
  - 1
  - 0

- **MemRead**
  - Write data
  - Read data

- **MemWrite**
  - Address

- **ALUSrc**

- **RegDst**
  - 0
  - 1

- **RegWrite**

- **Data memory**
  - Write data
  - Read data

- **PCSrc**
  - 1
  - 0

- **EX/MEM**
  - MemWrite
  - MEM/WB

- **ID/EX**

- **IF/ID**

- **PC**

- **Add**

- **Shift left 2**

- **ALU Zero**

- **ALUOp**

- **WB**

©1998 Morgan Kaufmann Publishers
Branches

- Most of the work for a branch computation is done in the EX stage.
  - The branch target address is computed.
  - The source registers are compared by the ALU, and the Zero flag is set or cleared accordingly.

- Thus, the branch decision cannot be made until the end of the EX stage.
  - But we need to know which instruction to fetch next, in order to keep the pipeline running!
  - This leads to what’s called a control hazard.

```
beq $2, $3, Label
```

![Diagram](image-url)
Stalling is one solution

- Again, stalling is always one possible solution.

Here we just stall until cycle 4, after we do make the branch decision.
Another approach is to guess whether or not the branch is taken.

- In terms of hardware, it’s easier to assume the branch is not taken.
- This way we just increment the PC and continue execution, as for normal instructions.

If we’re correct, then there is no problem and the pipeline keeps going at full speed.

```
beq $2, $3, Label
```

next instruction 1

next instruction 2
Branch misprediction

- If our guess is wrong, then we would have already started executing two instructions incorrectly. We’ll have to discard, or flush, those instructions and begin executing the right ones from the branch target address, Label.

```
beq $2, $3, Label
```

`next instruction 1`

`next instruction 2`

`Label:  . . .`
Performance gains and losses

- Overall, branch prediction is worth it.
  - Mispredicting a branch means that two clock cycles are wasted.
  - But if our predictions are even just occasionally correct, then this is preferable to stalling and wasting two cycles for every branch.

- All modern CPUs use branch prediction.
  - Accurate predictions are important for optimal performance.
  - Most CPUs predict branches dynamically—statistics are kept at runtime to determine the likelihood of a branch being taken.

- The pipeline structure also has a big impact on branch prediction.
  - A longer pipeline may require more instructions to be flushed for a misprediction, resulting in more wasted time and lower performance.
  - We must also be careful that instructions do not modify registers or memory before they get flushed.
Implementing branches

- We can actually decide the branch a little earlier, in ID instead of EX.
  - Our sample instruction set has only a BEQ.
  - We can add a small comparison circuit to the ID stage, after the source registers are read.
- Then we would only need to flush one instruction on a misprediction.

```
beq $2, $3, Label

next instruction 1

Label: . . .
```
Implementing flushes

- We must flush one instruction (in its IF stage) if the previous instruction is BEQ and its two source registers are equal.
- We can flush an instruction from the IF stage by replacing it in the IF/ID pipeline register with a harmless nop instruction.
  - MIPS uses `sll $0, $0, 0` as the nop instruction.
  - This happens to have a binary encoding of all 0s: 0000 .... 0000.
- Flushing introduces a bubble into the pipeline, which represents the one-cycle delay in taking the branch.
- The **IF.Flush** control signal shown on the next page implements this idea, but no details are shown in the diagram.
Branching without forwarding and load stalls

The other stuff just won’t fit!
Three kinds of hazards conspire to make pipelining difficult.

- **Structural hazards** result from not having enough hardware available to execute multiple instructions simultaneously.
  - These are avoided by adding more functional units (e.g., more adders or memories) or by redesigning the pipeline stages.

- **Data hazards** can occur when instructions need to access registers that haven’t been updated yet.
  - Hazards from R-type instructions can be avoided with forwarding.
  - Loads can result in a “true” hazard, which must stall the pipeline.

- **Control hazards** arise when the CPU cannot determine which instruction to fetch next.
  - We can minimize delays by doing branch tests earlier in the pipeline.
  - We can also take a chance and predict the branch direction, to make the most of a bad situation.